成品网站源码入口隐藏通道,久9视频这里只有精品,1000部啪啪未满十八勿入

當(dāng)前位置：IC37首頁_>T字母起始型號(hào)索引_>T字母起始型號(hào)索引第421頁更新時(shí)間：2025-01-23 13:15:07

產(chǎn)品型號(hào)TMUX1119DCKR的概述

芯片TMUX1119DCKR的概述 TMUX1119DCKR 是一款高性能數(shù)字開關(guān)芯片，設(shè)計(jì)用于信號(hào)開關(guān)、路由及選擇應(yīng)用。這款芯片由德州儀器（Texas Instruments）公司推出，意在滿足市場(chǎng)對(duì)多通道信號(hào)路由的需求。TMUX1119DCKR 具有卓越的開關(guān)性能和相對(duì)較低的功耗，因而廣泛應(yīng)用于通信、自動(dòng)化、消費(fèi)電子以及其他需要高精度信號(hào)切換的領(lǐng)域。在現(xiàn)代電子設(shè)備中，信號(hào)切換和路由的需求日益增加，尤其是在數(shù)據(jù)處理、傳感器管理以及多路復(fù)用等應(yīng)用中，TMUX1119DCKR 可以充當(dāng)重要的角色。該芯片支持多種輸入和輸出通道，能夠在多種工作模式下靈活應(yīng)用，用戶可以根據(jù)需要配置通道，實(shí)現(xiàn)高效的信號(hào)管理。芯片TMUX1119DCKR的詳細(xì)參數(shù) TMUX1119DCKR 擁有多項(xiàng)關(guān)鍵技術(shù)參數(shù)，其性能卓越，適用于多種應(yīng)用環(huán)境。以下是其主要技術(shù)指標(biāo)： - 工作電壓范圍: 1.2V 至 5.5V...

產(chǎn)品型號(hào)TMUX1119DCKR的Datasheet PDF文件預(yù)覽

Support &

Community

Product

Folder

Order

Now

Tools &

Software

Technical

Documents

TMUX1119

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

TMUX1119 5V、低泄漏電流、2:1 精密開關(guān)

1 特性

3 說明

寬電源電壓范圍：1.08V 至 5.5V

TMUX1119是一種互補(bǔ)金屬氧化物半導(dǎo)體 (CMOS) 單

極雙投 (2:1) 開關(guān)。1.08V 至 5.5V 的寬電源電壓工作

范圍可支持醫(yī)療設(shè)備到工業(yè)系統(tǒng)的大量應(yīng)用。該器件

可在源極 (Sx) 和漏極 (D) 引腳上支持從 GND 到 V_DD

范圍的雙向模擬和數(shù)字信號(hào)。所有邏輯輸入均具有兼容

1.8V 邏輯電平的閾值，當(dāng)器件在有效電源電壓范圍內(nèi)

運(yùn)行時(shí)，這些閾值可確保 TTL 和 CMOS 邏輯兼容性。

失效防護(hù)邏輯電路允許在電源引腳之前的控制引腳上

施加電壓，從而保護(hù)器件免受潛在的損害。

低泄漏電流：3pA

低導(dǎo)通電阻：1.8Ω

低電荷注入：–6pC

工作溫度范圍：-40°C 至 +125°C

兼容 1.8V 邏輯電平

失效防護(hù)邏輯

軌至軌運(yùn)行

雙向信號(hào)路徑

先斷后合開關(guān)

TMUX1119 是精密開關(guān)和多路復(fù)用器器件系列的一部

分。這些器件具有非常低的導(dǎo)通和關(guān)斷泄漏電流以及較

低的電荷注入，因此可用于高精度測(cè)量應(yīng)用的高速串

行鏈路的穩(wěn)定性。3nA 的低電源電流和小型封裝選項(xiàng)

使其可用于便攜式應(yīng)用的熱管理優(yōu)化而設(shè)計(jì)。中實(shí)現(xiàn)

高功率密度、高效率和穩(wěn)健性。

ESD 保護(hù) HBM：2000V

2 應(yīng)用

超聲波掃描儀

患者監(jiān)護(hù)和診斷

血糖監(jiān)測(cè)儀

器件信息⁽¹⁾

光學(xué)模塊

器件型號(hào)

TMUX1119

封裝

SC70 (6)

SOT-23 (6)⁽²⁾

封裝尺寸（標(biāo)稱值）

2.00mm × 1.25mm

2.90mm x 1.60mm

光纖傳輸

遠(yuǎn)程無線電單元

數(shù)據(jù)采集系統(tǒng)

半導(dǎo)體測(cè)試設(shè)備

工廠自動(dòng)化和工業(yè)控制

流量變送器

(1) 如需了解所有可用封裝，請(qǐng)參閱數(shù)據(jù)表末尾的封裝選項(xiàng)附錄。

(2) 產(chǎn)品預(yù)覽

SPACER

可編程邏輯控制器 (PLC)

模擬輸入模塊

電池測(cè)試

應(yīng)用示例

方框圖

OPA836

OPA835

TMUX1119

ADC

TMUX1119

SEL

MSP430FR599

TX/RX MOSI

MUX

TMUX1119

SEL

本文檔旨在為方便起見，提供有關(guān) TI 產(chǎn)品中文版本的信息，以確認(rèn)產(chǎn)品的概要。有關(guān)適用的官方英文版本的最新信息，請(qǐng)?jiān)L問 www.ti.com，其內(nèi)容始終優(yōu)先。 TI 不保證翻譯的準(zhǔn)確

性和有效性。在實(shí)際設(shè)計(jì)之前，請(qǐng)務(wù)必參考最新版本的英文版本。

English Data Sheet: SCDS401

TMUX1119

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

www.ti.com.cn

特性.......................................................................... 1

應(yīng)用.......................................................................... 1

說明.......................................................................... 1

修訂歷史記錄 ........................................................... 2

Pin Configuration and Functions......................... 3

Specifications......................................................... 4

6.1 Absolute Maximum Ratings ...................................... 4

6.2 ESD Ratings.............................................................. 4

6.3 Recommended Operating Conditions....................... 4

6.4 Thermal Information.................................................. 4

6.5 Electrical Characteristics (V_DD= 5 V ±10 %)............ 5

6.6 Electrical Characteristics (V_DD= 3.3 V ±10 %)......... 7

6.7 Electrical Characteristics (V_DD= 1.8 V ±10 %)......... 9

6.8 Electrical Characteristics (V_DD= 1.2 V ±10 %)....... 11

6.9 Typical Characteristics............................................ 13

Parameter Measurement Information ................ 16

7.1 On-Resistance ........................................................ 16

7.2 Off-Leakage Current ............................................... 16

7.3 On-Leakage Current ............................................... 17

7.4 Transition Time ....................................................... 17

7.5 Break-Before-Make................................................. 18

7.6 Charge Injection...................................................... 18

7.7 Off Isolation............................................................. 19

7.8 Crosstalk ................................................................. 19

7.9 Bandwidth ............................................................... 20

Detailed Description ............................................ 21

8.1 Overview ................................................................. 21

8.2 Functional Block Diagram ....................................... 21

8.3 Feature Description................................................. 21

8.4 Device Functional Modes........................................ 23

8.5 Truth Tables............................................................ 23

Application and Implementation ........................ 24

9.1 Application Information............................................ 24

9.2 Typical Application ................................................. 24

9.3 Design Requirements.............................................. 24

9.4 Detailed Design Procedure ..................................... 25

9.5 Application Curve.................................................... 25

10 Power Supply Recommendations ..................... 25

11 Layout................................................................... 26

11.1 Layout Guidelines ................................................. 26

11.2 Layout Example .................................................... 26

12 器件和文檔支持 ..................................................... 27

12.1 文檔支持................................................................ 27

12.2 相關(guān)鏈接................................................................ 27

12.3 接收文檔更新通知 ................................................. 27

12.4 社區(qū)資源................................................................ 27

12.5 商標(biāo)....................................................................... 27

12.6 靜電放電警告......................................................... 27

12.7 Glossary................................................................ 27

13 機(jī)械、封裝和可訂購信息....................................... 27

4 修訂歷史記錄

注：之前版本的頁碼可能與當(dāng)前版本有所不同。

Changes from Original (December 2018) to Revision A

Page

將數(shù)據(jù)表標(biāo)題從“精密模擬多路復(fù)用器”更改為“精密開關(guān)” ........................................................................................................ 1

更改了應(yīng)用列表...................................................................................................................................................................... 1

Changed Thermal Information for DCK package ................................................................................................................... 4

TMUX1119

www.ti.com.cn

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

5 Pin Configuration and Functions

DCK Package

6-Pin SC70

Top View

DBV Package

6-Pin SOT-23

Top View

SEL

VDD

GND

SEL

VDD

GND

Not to scale

Product Preview

Pin Functions

TYPE⁽¹⁾

DESCRIPTION

NAME

NO.

SEL

Select pin: controls state of the switch according to 表 1. (Logic Low = S1 to D, Logic High = S2 to D)

Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect

a decoupling capacitor ranging from 0.1 μF to 10 μF between V_DDand GND.

VDD

GND

Ground (0 V) reference

I/O

Source pin 1. Can be an input or output.

Drain pin. Can be an input or output.

Source pin 2. Can be an input or output.

(1) I = input, O = output, I/O = input and output, P = power

TMUX1119

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

www.ti.com.cn

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

MIN

–0.5

–30

–0.5

–30

–65

MAX

UNIT

V_DD

Supply voltage

V_SELor V_EN

I_SELor I_EN

V_Sor V_D

I_Sor I_{D (CONT)}

T_stg

Logic control input pin voltage (SEL)

Logic control input pin current (SEL)

Source or drain voltage (Sx, D)

Source or drain continuous current (Sx, D)

Storage temperature

V_DD+0.5

°C

150

T_J

Junction temperature

150

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings

only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended

Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

6.2 ESD Ratings

VALUE

UNIT

Human body model (HBM), per

±2000

ANSI/ESDA/JEDEC JS-001, all pins⁽¹⁾

V_(ESD)

Electrostatic discharge

Charged device model (CDM), per JEDEC

specification JESD22-C101, all pins⁽²⁾

±750

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

MIN

1.08

NOM

MAX

5.5

UNIT

V_DD

Supply voltage

V_Sor V_D

V_SEL

T_A

Signal path input/output voltage (source or drain pin) (Sx, D)

Logic control input pin voltage (SEL)

Ambient temperature

V_DD

5.5

–40

125

°C

6.4 Thermal Information

TMUX1119

THERMAL METRIC⁽¹⁾

SC70 (DCK)

6 PINS

243.1

UNIT

R_θJA

Junction-to-ambient thermal resistance

Junction-to-case (top) thermal resistance

Junction-to-board thermal resistance

°C/W

R_θJC(top)

R_θJB

206.0

128.3

Ψ_JT

Junction-to-top characterization parameter

Junction-to-board characterization parameter

Junction-to-case (bottom) thermal resistance

107.8

Ψ_JB

128.0

R_θJC(bot)

N/A

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

report.

TMUX1119

www.ti.com.cn

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

6.5 Electrical Characteristics (V_DD= 5 V ±10 %)

at T_A= 25°C, V_DD= 5 V (unless otherwise noted)

PARAMETER

ANALOG SWITCH

TEST CONDITIONS

MIN

TYP

MAX UNIT

25°C

1.8

4.5

4.9

V_S= 0 V to V_DD

I_SD= 10 mA

Refer to On-Resistance

R_ON

On-resistance

–40°C to +85°C

–40°C to +125°C

25°C

0.13

0.85

V_S= 0 V to V_DD

I_SD= 10 mA

Refer to On-Resistance

On-resistance matching between

channels

ΔR_ON

–40°C to +85°C

–40°C to +125°C

25°C

0.4

0.5

V_S= 0 V to V_DD

I_SD= 10 mA

Refer to On-Resistance

R_ON

FLAT

On-resistance flatness

–40°C to +85°C

–40°C to +125°C

25°C

1.4

1.6

V_DD= 5 V

Switch Off

V_D= 4.5 V / 1.5 V

V_S= 1.5 V / 4.5 V

Refer to Off-Leakage Current

–0.08 ±0.005

–0.3

0.08

0.3

–40°C to +85°C

I_S(OFF)

Source off leakage current⁽¹⁾

–40°C to +125°C

–0.9

0.9

V_DD= 5 V

Switch On

V_D= V_S= 2.5 V

Refer to On-Leakage Current

25°C

–0.025 ±0.003

–0.3

0.025

0.3

I_D(ON)

I_S(ON)

–40°C to +85°C

Channel on leakage current

–40°C to +125°C

–0.95

0.95

V_DD= 5 V

Switch On

V_D= V_S= 4.5 V / 1.5 V

Refer to On-Leakage Current

25°C

–0.1

±0.01

0.1

I_D(ON)

I_S(ON)

–40°C to +85°C

–0.35

0.35

–40°C to +125°C

–2

LOGIC INPUTS (SEL)

V_IH

V_IL

Input logic high

Input logic low

–40°C to +125°C

1.49

5.5

0.87

I_IH

I_IL

Input leakage current

25°C

±0.005

μA

I_IH

I_IL

–40°C to +125°C

±0.05

C_IN

Logic input capacitance

25°C

–40°C to +125°C

POWER SUPPLY

25°C

0.003

μA

I_DDV_DDsupply current

Logic inputs = 0 V or 5.5 V

–40°C to +125°C

(1) When V_Sis 4.5 V, V_Dis 1.5 V, and vice versa.

TMUX1119

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

www.ti.com.cn

Electrical Characteristics (V_DD= 5 V ±10 %) (continued)

at T_A= 25°C, V_DD= 5 V (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX UNIT

DYNAMIC CHARACTERISTICS

25°C

V_S= 3 V

t_TRAN

Switching time between channels R_L= 200 ?, C_L= 15 pF

–40°C to +85°C

–40°C to +125°C

25°C

Refer to Transition Time

V_S= 3 V

t_OPEN

(BBM)

Break before make time

Charge Injection

R_L= 200 ?, C_L= 15 pF

Refer to Break-Before-Make

–40°C to +85°C

–40°C to +125°C

V_D= 1 V

R_S= 0 ?, C_L= 1 nF

Refer to Charge Injection

Q_C

25°C

–6

–65

–45

–65

–45

R_L= 50 ?, C_L= 5 pF

f = 1 MHz

Refer to Off Isolation

O_ISO

Off Isolation

Crosstalk

R_L= 50 ?, C_L= 5 pF

f = 10 MHz

Refer to Off Isolation

R_L= 50 ?, C_L= 5 pF

f = 1 MHz

Refer to Crosstalk

X_TALK

R_L= 50 ?, C_L= 5 pF

f = 10 MHz

Refer to Crosstalk

R_L= 50 ?, C_L= 5 pF

Refer to Bandwidth

Bandwidth

25°C

250

MHz

C_SOFF

Source off capacitance

On capacitance

f = 1 MHz

C_SON

C_DON

f = 1 MHz

TMUX1119

www.ti.com.cn

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

6.6 Electrical Characteristics (V_DD= 3.3 V ±10 %)

at T_A= 25°C, V_DD= 3.3 V (unless otherwise noted)

PARAMETER

ANALOG SWITCH

TEST CONDITIONS

MIN

TYP

MAX UNIT

25°C

3.7

8.8

9.5

9.8

V_S= 0 V to V_DD

I_SD= 10 mA

Refer to On-Resistance

R_ON

On-resistance

–40°C to +85°C

–40°C to +125°C

25°C

0.13

V_S= 0 V to V_DD

I_SD= 10 mA

Refer to On-Resistance

On-resistance matching between

channels

ΔR_ON

–40°C to +85°C

–40°C to +125°C

25°C

0.4

0.5

1.9

V_S= 0 V to V_DD

I_SD= 10 mA

Refer to On-Resistance

R_ON

FLAT

On-resistance flatness

–40°C to +85°C

–40°C to +125°C

25°C

2.2

V_DD= 3.3 V

Switch Off

V_D= 3 V / 1 V

–0.05 ±0.001

–0.1

0.05

0.1

–40°C to +85°C

I_S(OFF)

Source off leakage current⁽¹⁾

V_S= 1 V / 3 V

Refer to Off-Leakage Current

–40°C to +125°C

–0.5

0.5

V_DD= 3.3 V

Switch On

V_D= V_S= 3 V / 1 V

Refer to On-Leakage Current

25°C

–0.1 ±0.005

–0.35

0.1

I_D(ON)

I_S(ON)

–40°C to +85°C

0.35

Channel on leakage current

–40°C to +125°C

–2

LOGIC INPUTS (SEL)

V_IH

V_IL

Input logic high

Input logic low

–40°C to +125°C

1.35

5.5

0.8

I_IH

I_IL

Input leakage current

25°C

±0.005

μA

I_IH

I_IL

-40°C to 125°C

±0.05

C_IN

Logic input capacitance

25°C

–40°C to +125°C

POWER SUPPLY

25°C

0.003

μA

I_DD

V_DDsupply current

Logic inputs = 0 V or 5.5 V

–40°C to +125°C

0.8

(1) When V_Sis 3 V, V_Dis 1 V, and vice versa.

TMUX1119

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

www.ti.com.cn

Electrical Characteristics (V_DD= 3.3 V ±10 %) (continued)

at T_A= 25°C, V_DD= 3.3 V (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX UNIT

DYNAMIC CHARACTERISTICS

25°C

V_S= 2 V

t_TRAN

Switching time between channels R_L= 200 ?, C_L= 15 pF

–40°C to +85°C

–40°C to +125°C

25°C

Refer to Transition Time

V_S= 2 V

t_OPEN

(BBM)

Break before make time

Charge Injection

R_L= 200 ?, C_L= 15 pF

Refer to Break-Before-Make

–40°C to +85°C

–40°C to +125°C

V_D= 1 V

R_S= 0 ?, C_L= 1 nF

Refer to Charge Injection

Q_C

25°C

–6

–65

–45

–65

–45

R_L= 50 ?, C_L= 5 pF

f = 1 MHz

Refer to Off Isolation

O_ISO

Off Isolation

Crosstalk

R_L= 50 ?, C_L= 5 pF

f = 10 MHz

Refer to Off Isolation

R_L= 50 ?, C_L= 5 pF

f = 1 MHz

Refer to Crosstalk

X_TALK

R_L= 50 ?, C_L= 5 pF

f = 10 MHz

Refer to Crosstalk

R_L= 50 ?, C_L= 5 pF

Refer to Bandwidth

Bandwidth

25°C

250

MHz

C_SOFF

Source off capacitance

On capacitance

f = 1 MHz

C_SON

C_DON

f = 1 MHz

TMUX1119

www.ti.com.cn

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

6.7 Electrical Characteristics (V_DD= 1.8 V ±10 %)

at T_A= 25°C, V_DD= 1.8 V (unless otherwise noted)

PARAMETER

ANALOG SWITCH

TEST CONDITIONS

MIN

TYP

MAX UNIT

25°C

V_S= 0 V to V_DD

R_ON

On-resistance

I_SD= 10 mA

Refer to On-Resistance

–40°C to +85°C

–40°C to +125°C

25°C

0.4

V_S= 0 V to V_DD

I_SD= 10 mA

Refer to On-Resistance

On-resistance matching between

channels

ΔR_ON

–40°C to +85°C

–40°C to +125°C

25°C

1.5

V_DD= 1.98 V

Switch Off

V_D= 1.62 V / 1 V

V_S= 1 V / 1.62 V

Refer to Off-Leakage Current

–0.05 ±0.003

–0.1

0.05

0.1

–40°C to +85°C

I_S(OFF)

Source off leakage current⁽¹⁾

Channel on leakage current

–40°C to +125°C

–0.5

0.5

V_DD= 1.98 V

Switch On

V_D= V_S= 1.62 V / 1 V

Refer to On-Leakage Current

25°C

–0.1 ±0.005

–0.5

0.1

0.5

I_D(ON)

I_S(ON)

–40°C to +85°C

–40°C to +125°C

–2

LOGIC INPUTS (SEL)

V_IH

V_IL

Input logic high

Input logic low

–40°C to +125°C

1.07

5.5

0.68

I_IH

I_IL

Input leakage current

25°C

±0.005

μA

I_IH

I_IL

–40°C to +125°C

±0.05

C_IN

Logic input capacitance

25°C

–40°C to +125°C

POWER SUPPLY

25°C

0.001

μA

I_DDV_DDsupply current

Logic inputs = 0 V or 5.5 V

–40°C to +125°C

0.85

(1) When V_Sis 1.62 V, V_Dis 1 V, and vice versa.

TMUX1119

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

www.ti.com.cn

Electrical Characteristics (V_DD= 1.8 V ±10 %) (continued)

at T_A= 25°C, V_DD= 1.8 V (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX UNIT

DYNAMIC CHARACTERISTICS

25°C

V_S= 1 V

t_TRAN

Transition time between channels R_L= 200 ?, C_L= 15 pF

–40°C to +85°C

–40°C to +125°C

25°C

Refer to Transition Time

V_S= 1 V

t_OPEN

(BBM)

Break before make time

Charge Injection

R_L= 200 ?, C_L= 15 pF

Refer to Break-Before-Make

–40°C to +85°C

–40°C to +125°C

V_D= 1 V

R_S= 0 ?, C_L= 1 nF

Refer to Charge Injection

Q_C

25°C

–3

–65

–45

–65

–45

R_L= 50 ?, C_L= 5 pF

f = 1 MHz

Refer to Off Isolation

O_ISO

Off Isolation

Crosstalk

R_L= 50 ?, C_L= 5 pF

f = 10 MHz

Refer to Off Isolation

R_L= 50 ?, C_L= 5 pF

f = 1 MHz

Refer to Crosstalk

X_TALK

R_L= 50 ?, C_L= 5 pF

f = 10 MHz

Refer to Crosstalk

Bandwidth

R_L= 50 ?, C_L= 5 pF

25°C

250

MHz

C_SOFF

Source off capacitance

f = 1 MHz

C_SON

C_DON

On capacitance

f = 1 MHz

25°C

TMUX1119

www.ti.com.cn

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

6.8 Electrical Characteristics (V_DD= 1.2 V ±10 %)

at T_A= 25°C, V_DD= 1.2 V (unless otherwise noted)

PARAMETER

ANALOG SWITCH

TEST CONDITIONS

MIN

TYP

MAX UNIT

25°C

V_S= 0 V to V_DD

R_ON

On-resistance

I_SD= 10 mA

Refer to On-Resistance

–40°C to +85°C

–40°C to +125°C

25°C

105

0.4

V_S= 0 V to V_DD

I_SD= 10 mA

Refer to On-Resistance

On-resistance matching between

channels

ΔR_ON

–40°C to +85°C

–40°C to +125°C

25°C

1.5

V_DD= 1.32 V

Switch Off

V_D= 1 V / 0.8 V

V_S= 0.8 V / 1 V

Refer to Off-Leakage Current

–0.05 ±0.003

–0.1

0.05

0.1

–40°C to +85°C

I_S(OFF)

Source off leakage current⁽¹⁾

Channel on leakage current

–40°C to +125°C

–0.5

0.5

V_DD= 1.32 V

Switch On

V_D= V_S= 1 V / 0.8 V

Refer to On-Leakage Current

25°C

–0.1 ±0.005

–0.5

0.1

0.5

I_D(ON)

I_S(ON)

–40°C to +85°C

–40°C to +125°C

–2

LOGIC INPUTS (SEL)

V_IH

V_IL

Input logic high

Input logic low

–40°C to +125°C

0.96

5.5

0.36

I_IH

I_IL

Input leakage current

25°C

±0.005

μA

I_IH

I_IL

–40°C to +125°C

±0.05

C_IN

Logic input capacitance

25°C

–40°C to +125°C

POWER SUPPLY

25°C

0.003

μA

I_DDV_DDsupply current

Logic inputs = 0 V or 5.5 V

–40°C to +125°C

0.7

(1) When V_Sis 1 V, V_Dis 0.8 V, and vice versa.

TMUX1119

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

www.ti.com.cn

Electrical Characteristics (V_DD= 1.2 V ±10 %) (continued)

at T_A= 25°C, V_DD= 1.2 V (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX UNIT

DYNAMIC CHARACTERISTICS

25°C

V_S= 1 V

t_TRAN

Transition time between channels R_L= 200 ?, C_L= 15 pF

–40°C to +85°C

–40°C to +125°C

25°C

190

Refer to Transition Time

V_S= 1 V

t_OPEN

(BBM)

Break before make time

Charge Injection

R_L= 200 ?, C_L= 15 pF

Refer to Break-Before-Make

–40°C to +85°C

–40°C to +125°C

V_D= 1 V

R_S= 0 ?, C_L= 1 nF

Refer to Charge Injection

Q_C

25°C

–2

–65

–45

–65

–45

R_L= 50 ?, C_L= 5 pF

f = 1 MHz

Refer to Off Isolation

O_ISO

Off Isolation

Crosstalk

R_L= 50 ?, C_L= 5 pF

f = 10 MHz

Refer to Off Isolation

R_L= 50 ?, C_L= 5 pF

f = 1 MHz

Refer to Crosstalk

X_TALK

R_L= 50 ?, C_L= 5 pF

f = 10 MHz

Refer to Crosstalk

Bandwidth

R_L= 50 ?, C_L= 5 pF

25°C

250

MHz

C_SOFF

Source off capacitance

f = 1 MHz

C_SON

C_DON

On capacitance

f = 1 MHz

25°C

版權(quán) ? 2018–2019, Texas Instruments Incorporated

TMUX1119

www.ti.com.cn

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

6.9 Typical Characteristics

at T_A= 25°C, V_DD= 5 V (unless otherwise noted)

4.5

V_DD= 3 V

T_A= 125èC

T_A= 85èC

V_DD= 3.63 V

3.5

V_DD= 4.5 V

2.5

V_DD= 5.5 V

1.5

T_A= -40èC

T_A= 25èC

0.5

V_Sor V_D- Source or Drain Voltage (V)

5.5

V_Sor V_D- Source or Drain Voltage (V)

D001

D002

T_A= 25°C

V_DD= 5 V

圖 1. On-Resistance vs Source or Drain Voltage

圖 2. On-Resistance vs Temperature

V_DD= 1.08 V

V_DD= 1.32 V

T_A= 85èC

T_A= 125èC

V_DD= 1.62 V

V_DD= 1.98 V

T_A= -40èC T_A= 25èC

1.5

V_Sor V_D- Source or Drain Voltage (V)

0.5

2.5

3.5

0.2 0.4 0.6 0.8

1 1.2 1.4 1.6 1.8

V_Sor V_D- Source or Drain Voltage (V)

D003

D004

V_DD= 3.3 V

T_A= 25°C

圖 3. On-Resistance vs Temperature

圖 4. On-Resistance vs Source or Drain Voltage

100

V_DD= 1.32 V

V_DD= 1.98 V

V_DD= 3.63 V

-20

-40

-60

-80

-100

-10

-20

-30

-40

0.5

V_Sor V_D- Source or Drain Voltage (V)

1.5

2.5

3.5

V_Sor V_D- Source or Drain Voltage (V)

D005

D006

T_A= 25°C

V_DD= 5 V

圖 5. On-Leakage vs Source or Drain Voltage

圖 6. On-Leakage vs Source or Drain Voltage

版權(quán) ? 2018–2019, Texas Instruments Incorporated

TMUX1119

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

www.ti.com.cn

Typical Characteristics (接下頁)

0.75

0.5

I_S(OFF)

0.25

-0.25

-1

-2

-3

I_(ON)

-0.5

-0.75

-1

-40

-20

100

120

-40

-20

100

120

Temperature (èC)

D007

D008

V_DD= 3.3 V

V_DD= 5 V

圖 7. Leakage Current vs Temperature

圖 8. Leakage Current vs Temperature

0.4

0.3

0.2

0.1

500

400

300

200

100

V_DD= 5 V

V_DD= 3.3 V

V_DD= 1.8 V

V_DD= 3.3 V

V_DD= 5 V

V_DD= 1.2 V

-0.1

-40

-20

100 120 140

0.5

1.5

Logic Voltage (V)

2.5

3.5

4.5

Temperature (èC)

D009

D010

V_SEL= 5.5 V

T_A= 25°C

圖 9. Supply Current vs Temperature

圖 10. Supply Current vs Logic Voltage

V_DD= 3.3 V

V_DD= 1.2 V

V_DD= 5 V

-1

-3

-5

V_DD= 1.8 V

-10

-15

-20

V_D- Drain Voltage (V)

0.5

V_D- Drain Voltage (V)

1.5

D011

D012

T_A= -40°C to 125°C

圖 11. Charge Injection vs Drain Voltage

圖 12. Charge Injection vs Drain Voltage

版權(quán) ? 2018–2019, Texas Instruments Incorporated

TMUX1119

www.ti.com.cn

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

Typical Characteristics (接下頁)

-10

-20

-30

-40

-50

-60

-70

-80

-90

Rising

Falling

0.5

1.5

2.5 3.5

V_DD- Supply Voltage (V)

4.5

5.5

100k

10M

Frequency (Hz)

100M

D013

D014

T_A= 25°C

圖 13. Output T_TRANSITIONvs Supply Voltage

圖 14. Xtalk and Off-Isolation vs Frequency

-1

-2

-3

-4

-5

-6

-7

-8

10M

Frequency (Hz)

100M

D015

T_A= 25°C

圖 15. On Response vs Frequency

版權(quán) ? 2018–2019, Texas Instruments Incorporated

TMUX1119

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

www.ti.com.cn

7 Parameter Measurement Information

7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device.

The on-resistance varies with input voltage and supply voltage. The symbol R_ONis used to denote on-resistance.

The measurement setup used to measure R_ONis shown in 圖 16. Voltage (V) and current (I_SD) are measured

using this setup, and R_ONis computed with R_ON= V / I_SD

I_SD

V_S

圖 16. On-Resistance Measurement Setup

7.2 Off-Leakage Current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is

off. This current is denoted by the symbol I_S(OFF)

The setup used to measure off-leakage current is shown in 圖 17.

V_DD

I_{s (OFF)}

V_S

V_D

GND

圖 17. Off-Leakage Measurement Setup

版權(quán) ? 2018–2019, Texas Instruments Incorporated

TMUX1119

www.ti.com.cn

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch

is on. This current is denoted by the symbol I_S(ON)

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is

on. This current is denoted by the symbol I_D(ON)

Either the source pin or drain pin is left floating during the measurement. 圖 18 shows the circuit used for

measuring the on-leakage current, denoted by I_S(ON)or I_D(ON)

V_DD

I_{S (ON)}

I_{D (ON)}

N.C.

V_S

V_D

GND

圖 18. On-Leakage Measurement Setup

7.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the address signal

has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of

the device. System level timing can then account for the time constant added from the load resistance and load

capacitance. 圖 19 shows the setup used to measure transition time, denoted by the symbol t_TRANSITION

V_DD

0.1…F

V_DD

ADDRESS

DRIVE

(V_SEL

t_f< 5ns

t_r< 5ns

V_IH

)

V_IL

V_S

OUTPUT

0 V

R_L

C_L

t_TRANSITION

SEL

90%

OUTPUT

V_SEL

10%

GND

0 V

圖 19. Transition-Time Measurement Setup

版權(quán) ? 2018–2019, Texas Instruments Incorporated

TMUX1119

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

www.ti.com.cn

7.5 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is

switching. The output first breaks from the on-state switch before making the connection with the next on-state

switch. The time delay between the break and the make is known as break-before-make delay. 圖 20 shows the

setup used to measure break-before-make delay, denoted by the symbol t_OPEN(BBM)

V_DD

0.1…F

V_DD

ADDRESS

DRIVE

t_r< 5ns

t_f< 5ns

V_S

OUTPUT

(V_SEL

)

0 V

R_L

C_L

90%

Output

SEL

t_BBM

t_BBM2

0 V

V_SEL

t_{OPEN (BBM)}= min ( t_BBM1, t_BBM2)

GND

圖 20. Break-Before-Make Delay Measurement Setup

7.6 Charge Injection

The TMUX1119 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS

transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal.

The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted

by the symbol Q_C. 圖 21 shows the setup used to measure charge injection from Drain (D) to Source (Sx).

V_DD

V_SS

0.1…F

V_SS

V_DD

V_SEL

N.C.

V_D

OUTPUT

V_OUT

0 V

C_L

Output

V_OUT

SEL

V_S

Q_C= C_L

V_OUT

V_SEL

GND

圖 21. Charge-Injection Measurement Setup

版權(quán) ? 2018–2019, Texas Instruments Incorporated

TMUX1119

www.ti.com.cn

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

7.7 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the

source pin (Sx) of an off-channel. 圖 22 shows the setup used to measure, and the equation used to calculate off

isolation.

0.1μF

NETWORK

V_DD

ANALYZER

V_S

50Q

V_SIG

V_OUT

R_L

S_X

50Q

GND

R_L

50Q

圖 22. Off Isolation Measurement Setup

≈

’

V_OUT

V_S

Off Isolation = 20 ? Log

(1)

7.8 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied

at the source pin (Sx) of an on-channel. 圖 23 shows the setup used to measure, and the equation used to

calculate crosstalk.

0.1μF

NETWORK

V_DD

ANALYZER

V_OUT

R_L

50Q

V_S

R_L

50Q

V_SIG

GND

圖 23. Crosstalk Measurement Setup

≈

’

V_OUT

V_S

Channel-to-Channel Crosstalk = 20 ? Log

(2)

版權(quán) ? 2018–2019, Texas Instruments Incorporated

TMUX1119

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

www.ti.com.cn

7.9 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied

to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. 圖 24

shows the setup used to measure bandwidth.

0.1μF

NETWORK

V_DD

ANALYZER

V_S

50Q

V_SIG

V_OUT

R_L

50Q

S_X

GND

R_L

50Q

圖 24. Bandwidth Measurement Setup

版權(quán) ? 2018–2019, Texas Instruments Incorporated

TMUX1119

www.ti.com.cn

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

8 Detailed Description

8.1 Overview

The TMUX1119 is an 2:1, 1-ch. (SPDT), analog switch where the input is controlled with a single select (SEL)

control pin.

8.2 Functional Block Diagram

TMUX1119

SEL

圖 25. TMUX1119 Functional Block Diagram

8.3 Feature Description

8.3.1 Bidirectional Operation

The TMUX1119 conducts equally well from source (Sx) to drain (D) or from drain (D) to source (Sx). The device

has very similar characteristics in both directions and supports both analog and digital signals.

8.3.2 Rail to Rail Operation

The valid signal path input/output voltage for TMUX1119 ranges from GND to V_DD

8.3.3 1.8 V Logic Compatible Inputs

The TMUX1119 has 1.8-V logic compatible control for the logic control input (SEL). The logic input threshold

scales with supply but still provide 1.8-V logic control when operating at 5.5 V supply voltage. 1.8-V logic level

inputs allow the TMUX1119 to interface with processors that have lower logic I/O rails and eliminates the need

for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic

implementations refer to Simplifying Design with 1.8 V logic Muxes and Switches

8.3.4 Fail-Safe Logic

The TMUX1119 supports Fail-Safe Logic on the control input pin (SEL) allowing for operation up to 5.5 V,

regardless of the state of the supply pin. This feature allows voltages on the control pin to be applied before the

supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by

removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic

feature allows the select pin of the TMUX1119 to be ramped to 5.5 V while V_DD= 0 V. Additionally, the feature

enables operation of the TMUX1119 with V_DD= 1.2 V while allowing the select pin to interface with a logic level

of another device up to 5.5 V.

版權(quán) ? 2018–2019, Texas Instruments Incorporated

TMUX1119

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

www.ti.com.cn

Feature Description (接下頁)

8.3.5 Ultra-low Leakage Current

The TMUX1119 provides extremely low on-leakage and off-leakage currents. The TMUX1119 is capable of

switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset

error because of the ultra-low leakage currents. 圖 26 shows typical leakage currents of the TMUX1119 versus

temperature.

I_S(OFF)

-1

I_(ON)

-2

-3

-40

-20

100

120

Temperature (èC)

D008

圖 26. Leakage Current vs Temperature

8.3.6 Ultra-low Charge Injection

The TMUX1119 has a transmission gate topology, as shown in 圖 27. Any mismatch in the stray capacitance

associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.

OFF ON

C_GDN

C_GSN

C_GSP

C_GDP

OFF ON

圖 27. Transmission Gate Topology

版權(quán) ? 2018–2019, Texas Instruments Incorporated

TMUX1119

www.ti.com.cn

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

Feature Description (接下頁)

The TMUX1119 has special charge-injection cancellation circuitry that reduces the drain-to-source charge

injection to -6 pC at V_D= 1 V as shown in 圖 28.

V_DD= 3.3 V

-5

V_DD= 5 V

-10

-15

-20

V_D- Drain Voltage (V)

D011

圖 28. Charge Injection vs Drain Voltage

8.4 Device Functional Modes

The select (SEL) pin of the TMUX1119 controls which switch is connected to the drain of the device. When a

given input is not selected, that source pin is in high impedance mode (HI-Z). The control pins can be as high as

5.5 V.

8.5 Truth Tables

表 1. TMUX1119 Truth Table

CONTROL LOGIC (SEL)

Selected Source (Sx) Connected To Drain (D) Pin

版權(quán) ? 2018–2019, Texas Instruments Incorporated

TMUX1119

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

www.ti.com.cn

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component

specification, and TI does not warrant its accuracy or completeness. TI’s customers are

responsible for determining suitability of components for their purposes. Customers should

validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TMUX11xx family offers ulta-low input/output leakage currents and low charge injection. These devices

operate up to 5.5 V, and offer true rail-to-rail input and output of both analog and digital signals. The TMUX1119

has a low on-capacitance which allows faster settling time when multiplexing inputs in the time domain. These

features make the TMUX11xx devices a family of precision, high-performance switches and multiplexers for low-

voltage applications.

9.2 Typical Application

圖 29 shows an ultrasonic gas meter front end. The ultrasonic front end design utilizes time of flight (TOF)

measurement to determine the amount of gas flowing in a pipe. The circuit utilizes the MSP430FR5994, two ultra

low power operational amplifiers, OPA835 and OPA836, along with two TMUX1119, 2:1 precision switches.

8 MHz

OPA836

OPA835

MSP430FR599

ADC

32 kHz

TMUX1119

SEL

TX/RX MOSI

MUX TX

TMUX1119

SEL

圖 29. Ultrasonic Gas Meter System

9.3 Design Requirements

For this design example, use the parameters listed in 表 2.

表 2. Design Parameters

PARAMETERS

Supply (V_DD

VALUES

)

5 V

I/O signal range

Control logic thresholds

0 V to V_DD(Rail to Rail)

1.8 V compatible

<2 ns

Single-shot standard deviation (STD)

Zero-flow drift (ZFD)

<1 ns

版權(quán) ? 2018–2019, Texas Instruments Incorporated

TMUX1119

www.ti.com.cn

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

9.4 Detailed Design Procedure

The TMUX1119 can be operated without any external components except for the supply decoupling capacitors.

All inputs passing through the switch must fall within the recommend operating conditions of the TMUX1119,

including signal range and continuous current. For this design with a supply of 5 V the signal range can be 0 V to

5 V, and the max continuous current can be 30 mA.

The TMUX1119 device is a bidirectional, single-pole double-throw (SPDT) switch that offers low on-resistance,

low leakage, and low power. These features make this device suitable for portable and power sensitive

applications such as ultrasonic gas metering systems. The two TMUX1119 devices are used to switch the

transmission and reception signals from the MCU to the two transceivers in an efficient manner without distortion.

Exceptional on-resistance flatness, leakage performance, and charge injection allows the TMUX1119 to be

utilized in place of the TS5A9411 in Ultrasonic Gas Meter Front-End With MSP430? Reference Design. For a

more detailed analysis of the entire system refer to the reference design.

9.5 Application Curve

The TMUX1119 is capable of switching signals with minimal distortion because of the ultra-low leakage currents

and excellent On-resistance flatness. 圖 30 shows how the on-resistance fo the TMUX1119 varies with different

supply voltages.

V_DD= 3 V

V_DD= 3.63 V

V_DD= 4.5 V

V_DD= 5.5 V

V_Sor V_D- Source or Drain Voltage (V)

5.5

D001

T_A= 25°C

圖 30. On-Leakage vs Source or Drain Voltage

10 Power Supply Recommendations

The TMUX1119 operates across a wide supply range of 1.08 V to 5.5 V. Do not exceed the absolute maximum

ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the V_DDsupply to

other components. Good power-supply decoupling is important to achieve optimum performance. For improved

supply noise immunity, use a supply decoupling capacitor ranging from 0.1 μF to 10 μF from V_DDto ground.

Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance

connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series

resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive

systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to

the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall

inductance and is beneficial for connections to ground planes.

版權(quán) ? 2018–2019, Texas Instruments Incorporated

TMUX1119

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

www.ti.com.cn

11 Layout

11.1 Layout Guidelines

11.1.1 Layout Information

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of

the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This

increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance

of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must

turn corners. 圖 31 shows progressively better techniques of rounding corners. Only the last example (BEST)

maintains constant trace width and minimizes reflections.

WORST

BETTER

BEST

1W min.

圖 31. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and

impedance changes. When a via must be used, increase the clearance size around it to minimize its

capacitance. Each via introduces discontinuities in the signal’s transmission line and increases the chance of

picking up interference from the other layers of the board. Be careful when designing test points, through-

hole pins are not recommended at high frequencies.

圖 32 illustrates an example of a PCB layout with the TMUX1119. Some key considerations are:

Decouple the V_DDpin with a 0.1-μF capacitor, placed as close to the pin as possible. Make sure that the

capacitor voltage rating is sufficient for the V_DDsupply.

Keep the input lines as short as possible.

Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.

Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if

possible, and only make perpendicular crossings when necessary.

11.2 Layout Example

Via to

GND plane

TMUX1119

Wide (low inductance)

trace for power

圖 32. TMUX1119 Layout Example

版權(quán) ? 2018–2019, Texas Instruments Incorporated

TMUX1119

www.ti.com.cn

ZHCSJ88A –DECEMBER 2018–REVISED NOVEMBER 2019 2019

12 器件和文檔支持

12.1 文檔支持

12.1.1 相關(guān)文檔

德州儀器 (TI)，《采用 MSP430? 的超聲波燃?xì)獗砬岸藚⒖荚O(shè)計(jì)》。

德州儀器 (TI)，《真差分 4 x 2 多路復(fù)用器、模擬前端、同步采樣 ADC 電路》。

德州儀器 (TI)，《使用低 CON 多路復(fù)用器改善穩(wěn)定性問題》。

德州儀器 (TI)，《使用 1.8V 邏輯多路復(fù)用器和開關(guān)簡(jiǎn)化設(shè)計(jì)》。

德州儀器 (TI)，《利用關(guān)斷保護(hù)信號(hào)開關(guān)消除電源排序》。

德州儀器 (TI)，《高電壓模擬多路復(fù)用器的系統(tǒng)級(jí)保護(hù)》。

德州儀器 (TI)，《QFN/SON PCB 連接》。

德州儀器 (TI)，《四方扁平封裝無引線邏輯封裝》。

12.2 相關(guān)鏈接

下表列出了快速訪問鏈接。類別包括技術(shù)文檔、支持和社區(qū)資源、工具和軟件，以及立即訂購快速訪問。

12.3 接收文檔更新通知

要接收文檔更新通知，請(qǐng)導(dǎo)航至 ti.com. 上的器件產(chǎn)品文件夾。單擊右上角的通知我進(jìn)行注冊(cè)，即可每周接收產(chǎn)品

信息更改摘要。有關(guān)更改的詳細(xì)信息，請(qǐng)查看任何已修訂文檔中包含的修訂歷史記錄。

12.4 社區(qū)資源

TI E2E? support forums are an engineer's go-to source for fast, verified answers and design help — straight

from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do

not necessarily reflect TI's views; see TI's Terms of Use.

12.5 商標(biāo)

E2E is a trademark of Texas Instruments.

12.6 靜電放電警告

ESD 可能會(huì)損壞該集成電路。德州儀器 (TI) 建議通過適當(dāng)?shù)念A(yù)防措施處理所有集成電路。如果不遵守正確的處理措施和安裝程序 , 可

能會(huì)損壞集成電路。

ESD 的損壞小至導(dǎo)致微小的性能降級(jí) , 大至整個(gè)器件故障。精密的集成電路可能更容易受到損壞 , 這是因?yàn)榉浅＜?xì)微的參數(shù)更改都可

能會(huì)導(dǎo)致器件與其發(fā)布的規(guī)格不相符。

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 機(jī)械、封裝和可訂購信息

以下頁面包含機(jī)械、封裝和可訂購信息。這些信息是指定器件的最新可用數(shù)據(jù)。數(shù)據(jù)如有變更，恕不另行通知，且

不會(huì)對(duì)此文檔進(jìn)行修訂。如需獲取此數(shù)據(jù)表的瀏覽器版本，請(qǐng)查閱左側(cè)的導(dǎo)航欄。

版權(quán) ? 2018–2019, Texas Instruments Incorporated

PACKAGE OPTION ADDENDUM

www.ti.com

10-Dec-2020

PACKAGING INFORMATION

Orderable Device

Status Package Type Package Pins Package

Eco Plan

Lead finish/

Ball material

MSL Peak Temp

Op Temp (°C)

Device Marking

Samples

Drawing

Qty

(1)

(2)

(3)

(4/5)

(6)

TMUX1119DBVR

TMUX1119DCKR

ACTIVE

SOT-23

SC70

DBV

DCK

3000 RoHS & Green

NIPDAU

Level-1-260C-UNLIM

-40 to 125

26HT

1DF

3000 RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM

⁽¹⁾The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance

do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may

reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based

flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation

of the previous line and the two combined represent the entire Device Marking for that device.

(6)

Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two

lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information

provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.

TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 1

PACKAGE OPTION ADDENDUM

www.ti.com

10-Dec-2020

Addendum-Page 2

PACKAGE MATERIALS INFORMATION

www.ti.com

5-Jun-2020

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device

Package Package Pins

Type Drawing

SPQ

Reel

Pin1

Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant

(mm) W1 (mm)

TMUX1119DBVR

TMUX1119DCKR

SOT-23

SC70

DBV

DCK

3000

178.0

9.0

2.4

2.5

1.2

4.0

8.0

Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION

www.ti.com

5-Jun-2020

*All dimensions are nominal

Device

Package Type Package Drawing Pins

SPQ

Length (mm) Width (mm) Height (mm)

TMUX1119DBVR

TMUX1119DCKR

SOT-23

SC70

DBV

DCK

3000

180.0

18.0

Pack Materials-Page 2

PACKAGE OUTLINE

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR

3.0

2.6

0.1 C

1.75

1.45

1.45 MAX

PIN 1

INDEX AREA

2X 0.95

1.9

3.05

2.75

0.50

0.25

C A B

0.15

0.00

0.2

(1.1)

TYP

0.25

GAGE PLANE

0.22

0.08

TYP

0.6

0.3

TYP

SEATING PLANE

4214840/C 06/2021

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing

per ASME Y14.5M.

2. This drawing is subject to change without notice.

3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.

5. Refernce JEDEC MO-178.

www.ti.com

EXAMPLE BOARD LAYOUT

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR

PKG

6X (1.1)

6X (0.6)

SYMM

2X (0.95)

(R0.05) TYP

(2.6)

LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN

SCALE:15X

SOLDER MASK

OPENING

SOLDER MASK

OPENING

METAL UNDER

SOLDER MASK

METAL

EXPOSED METAL

0.07 MIN

ARROUND

0.07 MAX

ARROUND

NON SOLDER MASK

DEFINED

SOLDER MASK

DEFINED

(PREFERRED)

SOLDER MASK DETAILS

4214840/C 06/2021

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

www.ti.com

EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR

PKG

6X (1.1)

6X (0.6)

SYMM

2X(0.95)

(R0.05) TYP

(2.6)

SOLDER PASTE EXAMPLE

BASED ON 0.125 mm THICK STENCIL

SCALE:15X

4214840/C 06/2021

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations.

9. Board assembly site may have different recommendations for stencil design.

www.ti.com

重要聲明和免責(zé)聲明

TI 提供技術(shù)和可靠性數(shù)據(jù)（包括數(shù)據(jù)表）、設(shè)計(jì)資源（包括參考設(shè)計(jì)）、應(yīng)用或其他設(shè)計(jì)建議、網(wǎng)絡(luò)工具、安全信息和其他資源，不保證沒

有瑕疵且不做出任何明示或暗示的擔(dān)保，包括但不限于對(duì)適銷性、某特定用途方面的適用性或不侵犯任何第三方知識(shí)產(chǎn)權(quán)的暗示擔(dān)保。

這些資源可供使用 TI 產(chǎn)品進(jìn)行設(shè)計(jì)的熟練開發(fā)人員使用。您將自行承擔(dān)以下全部責(zé)任：(1) 針對(duì)您的應(yīng)用選擇合適的 TI 產(chǎn)品，(2) 設(shè)計(jì)、驗(yàn)

證并測(cè)試您的應(yīng)用，(3) 確保您的應(yīng)用滿足相應(yīng)標(biāo)準(zhǔn)以及任何其他安全、安保或其他要求。這些資源如有變更，恕不另行通知。TI 授權(quán)您僅可

將這些資源用于研發(fā)本資源所述的 TI 產(chǎn)品的應(yīng)用。嚴(yán)禁對(duì)這些資源進(jìn)行其他復(fù)制或展示。您無權(quán)使用任何其他 TI 知識(shí)產(chǎn)權(quán)或任何第三方知

識(shí)產(chǎn)權(quán)。您應(yīng)全額賠償因在這些資源的使用中對(duì) TI 及其代表造成的任何索賠、損害、成本、損失和債務(wù)，TI 對(duì)此概不負(fù)責(zé)。

TI 提供的產(chǎn)品受 TI 的銷售條款 (https:www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他適用條款/TI 產(chǎn)品隨附的其他適用條款

的約束。TI 提供這些資源并不會(huì)擴(kuò)展或以其他方式更改 TI 針對(duì) TI 產(chǎn)品發(fā)布的適用的擔(dān)?；驌?dān)保免責(zé)聲明。IMPORTANT NOTICE

郵寄地址：上海市浦東新區(qū)世紀(jì)大道 1568 號(hào)中建大廈 32 樓，郵政編碼：200122

TMUX1119DCKR相關(guān)文章

配單直通車

深圳市中利達(dá)電子科技有限公司服務(wù)專線: 0755-13686833545 在線聯(lián)系:

QQ：1902134819 復(fù)制

QQ：2881689472 復(fù)制

柒號(hào)芯城電子商務(wù)（深圳）有限公司服務(wù)專線: 18922803401 在線聯(lián)系:

QQ：2881677436 復(fù)制

QQ：2881620402 復(fù)制

深圳市芯福林電子有限公司服務(wù)專線: 13418564337 在線聯(lián)系:

QQ：2881495808 復(fù)制

QQ：308365177 復(fù)制

北京元坤偉業(yè)科技有限公司服務(wù)專線: 010-62104931621064316210489162104791 在線聯(lián)系:

QQ：857273081 復(fù)制

QQ：1594462451 復(fù)制

首天國際（深圳）科技有限公司服務(wù)專線: 0755-82807802/82807803 在線聯(lián)系:

QQ：528164397 復(fù)制

QQ：1318502189 復(fù)制

TMUX1119DCKR產(chǎn)品參數(shù)

型號(hào):	TMUX1119DCKR
Brand Name：	Texas Instruments
是否無鉛：	不含鉛
是否Rohs認(rèn)證：	符合
生命周期：	Active
包裝說明：	TSSOP,
Reach Compliance Code：	compliant
Factory Lead Time：	6 weeks
風(fēng)險(xiǎn)等級(jí)：	1.72
模擬集成電路 - 其他類型：	SINGLE-ENDED MULTIPLEXER
標(biāo)稱帶寬：	250 MHz
JESD-30 代碼：	R-PDSO-G6
JESD-609代碼：	e4
長度：	2 mm
濕度敏感等級(jí)：	1
信道數(shù)量：	1
功能數(shù)量：	1
端子數(shù)量：	6
最高工作溫度：	125 °C
最低工作溫度：	-40 °C
封裝主體材料：	PLASTIC/EPOXY
封裝代碼：	TSSOP
封裝形狀：	RECTANGULAR
封裝形式：	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流溫度（攝氏度）：	260
座面最大高度：	1.1 mm
表面貼裝：	YES
溫度等級(jí)：	AUTOMOTIVE
端子面層：	Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：	GULL WING
端子節(jié)距：	0.65 mm
端子位置：	DUAL
處于峰值回流溫度下的最長時(shí)間：	NOT SPECIFIED
寬度：	1.25 mm
Base Number Matches：	1

電子百科

產(chǎn)品導(dǎo)航

產(chǎn)品型號(hào)TMUX1119DCKR的概述

產(chǎn)品型號(hào)TMUX1119DCKR的Datasheet PDF文件預(yù)覽

TMUX1119DCKR相關(guān)產(chǎn)品..

TMUX1119DCKR相關(guān)文章

IC37:專業(yè)IC行業(yè)平臺(tái)